Abstract-In this paper, a single-bit dc-blocker is presented. It is comprised of a ternary filtering stage preceded by a sigma-delta modulator. Different techniques are used to generate the ternary taps for hardware and performance optimization. Both the input and the output of this dc-blocker are assumed in single-bit format. The proposed dc-blocker can easily be implemented with FPGA.
I. INTRODUCTION
Single-bit Σ∆ modulators have found an increasing number of applications in audio and other digital signal processing (DSP) systems due to their efficient hardware implementation. However, the design of single-bit systems is a non-trivial task, which is prone to many unresolved issues. One of these problems is the undesired DC components that can be introduced into the bitstream at various stages.
Σ∆ modulators (Σ∆M's) are the core elements in single-bit digital systems. The performance of a Σ∆M deteriorates when it is driven by DC-biased signals, as this will affect its dynamic range and enhance unwanted limit cycles, therefore, affect the overall system stability. However, in practice, some of these limit cycles are necessary for the correct operation of Σ∆ modulator. These are known as idle patterns, which usually have frequencies located faraway from the baseband, and therefore, can easily be disturbed by applying an input to the system [1] . On the other hand, large signal limit cycles have stable or diverging amplitudes with frequencies often located near the baseband. Therefore, it is very difficult, if not impossible, to disturb these cycles, which are audible in audio applications [2] .
Of course, the DC content can easily be removed from multibit signals by using traditional DC cancellers [3] , i.e., before encoding to single-bit format. The problem, however, arises when a DC component appears in the single-bit encoded signal. In this case, removing this DC component is a vital design task.
In this paper, a single-bit digital DC-blocker is designed, simulated and assessed in terms of the extent of DC elimination and signal-to-noise-ratio. The proposed DC-blocker is efficient in hardware implementation.
II. THEORY AND DESIGN

A. The Ternary Filtering Stage
In fact, the key issue here is the design of the ternary filter. The ternary filter is a FIR filter with coefficients confined to the ternary set: {-1, 0, +1}. As the input to the ternary filter is in single-bit format, hardware implementation will be significantly efficient in the sense that each multiplication operation can be implemented with either a couple of logic gates or a simple look-up table [4] . The structure of the ternary filter is shown in Fig.(1) . There are several algorithms to generate the ternary tap coefficients from a specific target impulse response, such as dynamic programming and mini-max techniques [5] , [6] . However, in this work, the tap values are encoded using Σ∆ modulation of a target impulse response. The digital Σ∆M used for this purpose must satisfy two conditions. Firstly, it must have a tri-level output {-1, 0, +1}. Second, the Σ∆ modulator must have a flat signal frequency response over the bandwidth of interest [7] . This implies that the Σ∆ modulator should not modify the specifications of the target impulse response. The ternary filter requires operation at an oversampled rate (OSR). This requirement will be satisfied as the input signal is assumed here to be a Σ∆ modulated bit-stream. The ternary filter, however, has two pitfalls. First, it provides a multi-bit output, hence, re-modulating is necessary. Second, it suffers from high-frequency noise because of the harsh quantization of both the input signal and the target impulse response. To resolve the first problem and alleviate the second one, a secondorder Σ∆ modulator is presented. Moreover, this modulator stage should provide good noise-shaping at low OSR's to reduce the number of the ternary filter taps, and consequently, lower the filter order needed to maintain the target response. However, despite the attempts that has been made to derive a relationship which can predict the performance of ternary filtering during the design stage, no one of these attempts were particularly successful.
However, before completing the ternary filter design, it is only possible to anticipate its performance in terms of average and worst case stop-band attenuation. Back again to the design of the ternary filter. We start with the transfer function of an ideal multi-bit dc-blocker which can be given as follows [8] :
DC blocking is due to the zero of the above transfer function at z = 1 (0 Hz). The pole at z = α controls the system bandwidth, and therefore, the system transit response. Fig.( 2) depicts the frequency response based on eq.1 for various values of the gain parameter α. As α → 1, the notch at dc gets narrower. This may seem ideal, however, there is a drawback. When α → 1, the impulse response duration will increase. Fortunately, as the end of the impulse response gets longer, its initial amplitude decreases. When α = 1, the pole and zero cancel each other at all frequencies, and hence, the impulse response shrinks to an impulse and the notch disappears. A suitable target response can be designed such that it presents dominant zeros on the 0 Hz axis in the z-plane. Different FIR design techniques can be employed to generate its full-precision coefficients as will be seen later. These target filter coefficients are then interpolated by a factor of OSR using the FFT technique. The ternary filter output u(k) is given by the convolution of ternary taps h(i) (or simply h i ) and the input signal x(k) as follows:
where M + 1 is the order of the filter. It is vital here to realize that the design in single-bit oversampling domain is not straightforward as is the case in multi-bit domain. For instance, in our case where a dc blocker is intended to be designed, the problem of accurate discrimination between the dc content and the time-varying signal component will arise. This is due to the large oversampling ratio (32 or more) that practically pushes the time-varying signal spectrum to the vicinity of 0 Hz in the normalized frequency domain. As such an ultimate care should be given to alleviate strong attenuation and avoid the possible differentiation of the varying-time signal itself by the dc blocker. however, this will increase the ternary filter order significantly and the advantage of simpler hardware would no longer be attainable. Consequently, we find it advantageous to design the required ternary filter using three FIR filter design techniques to allow for performance comparison.
In all ternary filter design methods, we attempt to keep the filter order (and accordingly, the ternary taps) at a minimum. First, the well-known Remez Exchange technique has been utilized to generate a ternary filter of order 20. Then, the linear-phase FIR technique is adopted to get the benefit of a simpler hardware implementation due to symmetry/ anti-symmetry of the filter impulse response.
According to multi-rate processing theory, oversampling a signal compresses its spectrum. Hence, instead of directly designing a filter that satisfies the transition band specifications (i.e., f pass and f stop ), an OSR-times-stretched specifications (i.e., OSR * f pass and OSR * f stop ) can be designed to meet these requirements. Thereafter, the filter order required to meet the new stretched band-edges will be remarkably lower than that designed to meet the original transition bands. Therefore, as our ternary-Σ∆ system is oversampled, an interpolated FIR (IFIR) approach is utilized to lower the required filter order that meet the target specifications. A comparison between these design techniques in terms of filter performance and hardware efficiency is then conducted in Section III.
B. The Σ∆ Modulator Stage
Spectral analysis of single-bit Σ∆ modulators with dc input has been addressed extensively in many works [9] - [11] . The results proved that when the input is steady, the white binary quantization noise assumption is not valid, and in fact it is highly colored, i.e., the noise has a discrete spectrum and it is not flat. By adopting the linear-model to represent the Σ∆ modulator, the power spectrum of its output with a dc input µ is given by [10] :
where f represents the normalized frequency and m is the order of the modulator. The second term of the righthand side of eq. (3) represents the input signal (dc in this case), whereas the first term represents the quantization noise introduced by the modulator. This means that the Σ∆ modulator transfers the original input dc value to its output and, in addition to that, presents a highly colored quantization noise. This is true as long as the input signal is within the modulator dynamic range (hence the system stability is maintained). This result will be utilized next.
C. Structure of the DC Blocker
Our objective is to design a structure to eliminate the dc content in a time-varying input signal. Fig.(3) depicts the proposed structure, firstly utilized in [12] , to carry out this task. The structure consists of a ternary filter stage cascaded by IIR-Σ∆ modulator stage. The input to this structure, which is assumed a dc-biased sinusoidal signal, is assumed to be in single-bit format. The modulator stage encodes the multi-bit output of the ternary filter to single-bit format again. The ternary filter stage consists of (M + 1) * OSR ternary taps. Fig.(4) shows the linear model that represents the second-order Σ∆ modulator. The z-domain output transfer function of this model is given by:
where
it outside the signal band. These high-frequency noise components can be eliminated by a subsequent digital decoding that also decimates the sample rate.
From 4, the frequency response is given by:
where Ω = 2πf /f s is the normalized radian frequency. The output response of the overall system Y ov will be the combination of the output frequency response of the ternary filter Y T (e jΩ ) and the frequency response of the IIR-Σ∆ modulator filter H IIR (e jΩ ) as follows:
From (5) and (6) we get:
where H IIRS (e jΩ ) and H IIRN (e jΩ ) are the signal and noise parts of H IIR (e jΩ ), respectively. Now, the overall output response, Y ov (e jΩ ), can be expressed as follows:
noting that a and b are the multiplication constants. The parameter a can be used to control the location of the overall function poles along the real z-axis and should be carefully set to insure correct operation and stability. The choice of a should ensure that the pole is located nearer to the origin than the zero. Also, the pole should not be faraway from the zero to ensure that no signal differentiation occurs, and a suitable gain is obtained. The parameter b controls the amplitude of the input signal and can be adjusted to get maximum SNR. Fig.(5) depicts the theoretical frequency response of the signal-transfer function (ST F = K(e jΩ )/D(e jΩ )) and the noise-transfer function (NT F = P (e jΩ )/D(e jΩ )) of the overall structure calculated from eq.(8).
III. SIMULATION AND DISCUSSION
MATLAB is utilized to simulate the proposed dc blocker. Fig.(6) shows the simulated frequency response of the ternary stage designed using Remez technique for the target response, in comparison with the calculated full-precision target response. There is an acceptable match between the two frequency response curves. It should be emphasized that the normalized frequency band of interest starts from about Ω=0.03π (for OSR = 32) and tends to the vicinity of 0 for higher OSR's. For a better presentation, the normalized radian frequency (Ω) axis is scaled from Ω=-0.1π to 0.1π.
As mentioned in Section-II, the ternary filter stage has been designed using three approaches. Figures (7) , (8) , and (9) show the simulated frequency response of the ternary stage using Remez, linear-phase (LP), and IFIR techniques, respectively. Table-I compares the performance of these ternary filters in terms of signal and dc-content attenuation as well as hardware implementation efficiency. It is interesting to find out that the required transition band of the dc-blocker can be realized using only 70 ternary taps when IFIR design method is utilized. The price paid for this hardware simplicity is the increase in signal attenuation. It is worth noting that the zero-valued taps constitutes the majority of the total number of taps (64%-58%) in all cases. Fig.(10) illustrates the phase response of the three ternary filters. As expected, the LP ternary filter possesses a linear phase response, a result which might be utilized for reducing the number of multipliers of the ternary filter. Fig.(11) shows the Frequency response of the ternary filter stage using IFIR technique. impulse response curves of the linear-phase ternary filter and the full-precision target filter. It is obvious that the ternary filter has an anti-symmetric impulse response. This anti-symmetry can be utilized to halve the number of the coefficient multipliers [13] . Although ternary multipliers are simple in structure, it is still considered a remarkable reduction in hardware requirement in the case of linear-phase approach.
As was discussed before, when OSR increases, the signal spectrum approaches the frontier of the dc. In this case, the need for a larger order FIR filter becomes a vital demand. This can be deducted from Fig.(12) , which shows the attenuation versus the OSR.
As discussed above [see eq. (3)], the Σ∆ modulator stage regulates the rate at which the output pulses occur attempting to keep the average output equal to the average input. Hence, it is anticipated that the Σ∆ modulator would preserve the dc content applied on its input as long as this dc is within its dynamic range. Fig.(13) shows the simulated overall filter frequency response as compared to the target response, using Remez ternary filter. It is clear that the proposed structure presents a good dc-blocking characteristics. Fig.(14) depicts the overall phase response along with that of the target phase response, where the overall phase response is deformed. This is expected due to the nonlinear behavior of the Σ∆ modulator stage. However, in the baseband, the phase response seems almost piecewise linear. In Fig.(15) , the input and the output spectra of the dc-blocker are shown. It is evident that the dc component in the input signal is removed completely. The input is taken as: rad/sec (chosen to be in the audio band), and n(t) is an additive white Gaussian noise (AWGN). Hence, the input signal contains a dc power twice in magnitude as the sinusoidal power. To meet the minimum requirement for audio applications, the signal-tonoise ratio (SNR) is made 20 dB. Several different input types has also been used in testing the dc-blocker, such as sawtooth and FM. In all cases, the responses are comparable to those shown for the sinusoidal input.
The reconstructed dc-biased signals are shown in Fig.(16) and Fig.(17) for sinusoidal and sawtooth inputs, respectively. The reason behind utilizing the sawtooth input signal is to check for correctness of the system response by ensuring that differentiating to the input signal has not been taken place. 
IV. CONCLUSIONS
In this paper we proposed a dc-blocker in the single-bit domain. The dc-blocker consists of a ternary filtering stage and a sigma-delta modulator stage. Three design techniques were utilized to generate the ternary taps. For each technique, the associated ternary filer stage was assessed in terms of DC attenuation and hardware efficiency. The simulated system response has been studied through the application of various dc-biased, noisy signals. The dc content was removed completely from all kinds of input signals. The dc-blocker can be easily implemented with FPGA.
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